

PATENT NUMBER
9
5

1050 U.S. PRO

09/943589

08/30/01

265

U.S. UTILITY Patent Application

MT O.I.P.E.
SCANNED NS 2 Q.A.

PATENT DATE

APPLICATION NO. 09/943589	CONT/PRIOR F	CLASS 327	SUBCLASS 165	ART UNIT 2816	EXAMINER P. Patel
------------------------------	-----------------	-------------------------	-----------------	------------------	----------------------

APPLICANTS

Reinald Sander

TITLE

Circuit arrangement to determine the current in a load transistor

PTO-2040
12/99[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) _____ (Date)		NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____	_____ (Primary Examiner) _____ (Date)		ISSUE FEE	
			Amount Due	Date Paid
<input checked="" type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) _____ (Date)		ISSUE BATCH NUMBER	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code, Title 35, Sections 122, 181, and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form **PTO-436A**
(Rev. 6/89)

FILED WITH: ☐ DISK (CRF) ☒ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)